(12) PATENT APPLICATION PUBLICATION
(19) INDIA
(22) Date of filing of Application :16/07/2022

(21) Application No.202241040734 A
(43) Publication Date : 22/07/2022

(54) Title of the invention : Artificial Intelligence (AI) Enabled System Reconfiguration on Chip (SoC) Architecture and Method Thereof

(51) International classification	:G06F0015780000, G06N0005020000, G06F0013400000, B60L0058130000, G06F0030340000
(86) International Application No Filing Date	:PCT// :01/01/1900
(87) International Publication No	: NA
(61) Patent of Addition to Application Number Filing Date	:NA :NA
(62) Divisional to Application Number Filing Date	:NA :NA

(71)**Name of Applicant :**
1)Andhra University
Address of Applicant :Andhra University, Waltair, Visakhapatnam-530003, Andhra Pradesh, India. visakhapatnam ---------- ----------
Name of Applicant : NA
Address of Applicant : NA
(72)**Name of Inventor :**
1)Chiranjeevi Rao Seepana
Address of Applicant :Instrument Technology Department Andhra University College of Engineering (Autonomous), Andhra University Visakhapatnam-530003, Andhra Pradesh, India Visakhapatnam ---------- ----------
2)Prof. A. Bhujanga Rao
Address of Applicant :Instrument Technology Department Andhra University College of Engineering (Autonomous), Andhra University Visakhapatnam-530003, Andhra Pradesh, India Visakhapatnam ---------- ----------

(57) Abstract :
ABSTRACT: Title: Artificial Intelligence (AI) Enabled System Reconfiguration on Chip (SoC) Architecture and Method Thereof The present disclosure proposes an artificial intelligence (AI) enabled system reconfiguration on chip (SoC) architecture that consumes less power and gives high performance. The artificial intelligence (AI) enabled system 100 reconfiguration on chip (SoC) architecture comprises a computing device 102, a storage module 114 and an analysis module 116. The proposed system comprises single field programmable gate arrays (FPGA) to ensure functional flexibility and better design parameters. The proposed system reconfigures itself automatically without the help of the manufacturer. The proposed system designs system on chip (SoC) architecture with less complexity. The proposed system on chip (SoC) architecture minimizes routing delay on printed circuit board (PCB) board. The proposed system on chip (SoC) architecture improves speed and design flexibility.

No. of Pages : 15 No. of Claims : 7